


Advanced Process Technology
 Surface Mount (IRFZ48S)
 Low-profile through-hole (IRFZ48L)
 175 Operating Temperature
 Fast Switching

$V_{DSS}=60V$
 $R_{DS(on)}=0.018\Omega$
 $I_D=50A$


 D²Pak

TO-262

Description

Third Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device for use in a wide variety of applications.

The D²Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application. The through-hole version (IRFZ48L) is available for low-profile applications.

Absolute Maximum Ratings

| | Parameter | Max. | Units |
|--------------------|---|-----------------------|-------|
| $I_D@T_c=25$ | Continuous Drain Current, V_{GS} @ 10V | 50 | A |
| $I_D@T_c=100$ | Continuous Drain Current, V_{GS} @ 10V | 50 | |
| I_{DM} | Pulsed Drain Current | 290 | |
| $P_D@T_A=25$ | Power Dissipation | 3.7 | W |
| $P_D@T_c=25$ | Power Dissipation | 190 | W |
| | Linear Derating Factor | 1.3 | W/ |
| V_{GS} | Gate-to-Source Voltage | ± 20 | V |
| E_{AS} | Single Pulse Avalanche Energy | 100 | mJ |
| dv/dt | Peak Diode Recovery dv/dt | 4.5 | V/nS |
| T_J T_{STG} | Operating Junction and Storage Temperature Range | -55 to +175 | |
| | Soldering Temperature, for 10 seconds | 300 (1.6MM from case) | |


Thermal Resistance

| | Parameter | Typ. | Max. | Units |
|-----------------|---|------|------|-------|
| $R_{\theta JC}$ | Junction-to-Case | - | 0.80 | /W |
| $R_{\theta JA}$ | Junction-to-Ambient (PCB Mounted, steady-state)** | - | 4 | |

Electrical Characteristics @ T_J=25 (unless otherwise specified)

| | Parameter | Min. | Typ. | Max. | Units | Conditions |
|--------------------------------------|--------------------------------------|------|------|-------|-------|--|
| V _{(BR)DSS} | Drain-to-Source Breakdown Voltage | 60 | - | - | V | V _{GS} =0V, I _D =250μA |
| ΔV _{(BR)DSS/ΔT_J} | Breakdown Voltage Temp. Coefficient | - | 0.06 | - | V/ | Reference to 25 °C, I _D =1mA |
| R _{DS(on)} | Static Drain-to-Source On-Resistance | - | - | 0.018 | Ω | V _{GS} =10V, I _D =43A |
| V _{GS(th)} | Gate Threshold Voltage | 2.0 | - | 4.0 | V | V _{DS} =V _{GS} , I _D =250μA |
| g _{fs} | Forward Transconductance | 27 | - | - | S | V _{DS} =25V, I _D =43A |
| I _{DSS} | Drain-to-Source Forward Leakage | - | - | 25 | μA | V _{DS} =60V, V _{GS} =0V |
| | | - | - | 100 | | V _{DS} =48V, V _{GS} =0V, T _J =150 |
| I _{GSS} | Gate-to-Source Forward Leakage | - | - | 100 | nA | V _{GS} =20V |
| | Gate-to-Source Reverse Leakage | - | - | -100 | | V _{GS} =-20V |
| Q _g | Total Gate Charge | - | - | 110 | nC | I _D =72A |
| Q _{gs} | Gate-to-Source Charge | - | - | 29 | | V _{DS} =48V |
| Q _{gd} | Gate-to-Drain ("Miller") Charge | - | - | 36 | | V _{GS} =10V, See Fig. 6 and 13 |
| t _{d(on)} | Turn-On Delay Time | - | 8.1 | - | ns | V _{DD} =30V |
| t _r | Rise Time | - | 250 | - | | I _D =72A |
| t _{d(off)} | Turn-Off Delay Time | - | 210 | - | | R _G =9.1Ω |
| t _f | Fall Time | - | 250 | - | | R _D =0.35Ω, See Fig. 10 |
| L _s | Internal Source Inductance | - | 7.5 | - | nH | Between lead, And center of die contact |
| C _{iss} | Input Capacitance | - | 2400 | - | pF | V _{GS} =0V |
| C _{oss} | Output Capacitance | - | 1300 | - | | V _{DS} =25V |
| C _{rss} | Reverse Transfer Capacitance | - | 190 | - | | f=1.0MHz, See Fig. 5 |

Source-Drain Ratings and Characteristics

| | Parameter | Min. | Typ. | Max. | Units | Conditions |
|-----------------|---|---|------|------|-------|---|
| I _S | Continuous Source Current (Body Diode) | - | - | 50 | A | MOSFET symbol showing the integral reverse p-n junction diode  |
| I _{SM} | Pulsed Source Current (Body Diode) | - | - | 290 | | |
| V _{SD} | Diode Forward Voltage | - | - | 2.0 | V | T _J =25 °C, I _S =72A, V _{GS} =0V |
| T _{rr} | Reverse Recovery Time | - | 120 | 180 | ns | T _J =25 °C, I _F =72A |
| Q _{rr} | Reverse Recovery Charge | - | 500 | 800 | nC | di/dt = 100A/μs |
| t _{on} | Forward Turn-On Time | Intrinsic turn-on time is negligible (turn-on is dominated by L _S + L _D) | | | | |

Notes:

Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)

V_{DD}=25V, starting T_J=25 °C, L=22μH, R_G=25Ω, I_{AS}=72A. (See Figure 12)

I_{SD}≤72A, di/dt ≤200A/μs, V_{DD}≤V_{(BR)DSS}, T_J≤175

Pulse width ≤300μs; duty cycle ≤2%.

Uses IRFZ48 data and test conditions

Calculated continuous current based on maximum allowable junction temperature; for recommended current-handing of the package refer to Design Tip # 93-4

**When mounted on 1" square PCB (FR-4 or G-10 Material).

For recommended footprint and soldering techniques refer to application note # AN-994.




Fig 1. Typical Output Characteristics,




Fig 2. Typical Output Characteristics,




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy
 Vs. Drain Current






Fig 13b. Gate Charge Test Circuit




Peak Diode Recovery dv/dt Test Circuit




* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFETS

D²Pak Package Outline



MINIMUM RECOMMENDED FOOTPRINT



NOTES:



- 1 DIMENSIONS AFTER SOLDER DIP.
- 2 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
- 3 CONTROLLING DIMENSION : INCH.
- 4 HEATSINK & LEAD DIMENSIONS DO NOT INCLUDE BURRS.

LEAD ASSIGNMENTS

- 1 - GATE
- 2 - DRAIN
- 3 - SOURCE

Package Outline

TO-262 Outline








LEAD ASSIGNMENTS
 1 = GATE 3 = SOURCE
 2 = DRAIN 4 = DRAIN

NOTES:

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. HEATSINK & LEAD DIMENSIONS DO NOT INCLUDE BURRS.

Tape & Reel Information

D²Pak



- NOTES:**
1. CONFORMS TO EIA-418.
 2. CONTROLLING DIMENSION: MILLIMETER.
 - ② DIMENSION MEASURED @ HUB.
 - ③ INCLUDES FLANGE DISTORTION @ OUTER EDGE.